74ALVC16836
20-bit registered driver with inverted register enable; 3?state
The 74ALVC16836A is a 20-bit universal bus driver. Data flow is controlled by active low output enable (OE), active low latch enable (LE) and clock inputs (CP).
When LE is LOW, the A to Y data flow is transparent. When LE is HIGH and CP is held at LOW or HIGH, the data is latched; on the LOW to HIGH transient of CP the A-data is stored in the latch/flip-flop.
When OE is LOW the outputs are active. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latch?/?flip?-?flop.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Features and benefits
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low-power consumption
- Direct interface with TTL levels
- Current drive ± 24 mA at 3.0 V
- MULTIBYTE flow-through standard pin-out architecture
- Low inductance multiple VCC and GND pins for minimum noise and ground bounce
- Output drive capability 50 ? transmission lines at 85°C
- Input diodes to accommodate strong drivers
- Complies with JEDEC standard no. 8-1A
- Complies with JEDEC standards:
- JESD8-5 (2.3 V to 2.7 V)
- JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
- HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
- CDM JESD22-C101E exceeds 1000 V
Applications
封裝
下表中的所有產品型號均已停產 。
| 型號 | 可訂購的器件編號，（訂購碼(12NC)） | 狀態 | 標示 | 封裝 | 外形圖 | 回流焊/波峰焊 | 包裝 |
|---|---|---|---|---|---|---|---|
| 74ALVC16836ADGG | 74ALVC16836ADGG:11 (935267385112) |
Obsolete | no package information | ||||
| 74ALVC16836ADGG,11 (935267385118) |
Obsolete | ||||||
環境信息
下表中的所有產品型號均已停產 。
| 型號 | 可訂購的器件編號 | 化學成分 | RoHS | RHF指示符 |
|---|---|---|---|---|
| 74ALVC16836ADGG | 74ALVC16836ADGG:11 | 74ALVC16836ADGG |
|
|
| 74ALVC16836ADGG | 74ALVC16836ADGG,11 | 74ALVC16836ADGG |
|
|
文檔 (1)
| 文件名稱 | 標題 | 類型 | 日期 |
|---|---|---|---|
| 74ALVC16836A | 20-bit registered driver with inverted register enable; 3-state | Data sheet | 2018-09-12 |
支持
如果您需要設計/技術支持，請告知我們并填寫 應答表 我們會盡快回復您。
模型
No documents available
Ordering, pricing & availability
樣品
作為 Nexperia 的客戶，您可以通過我們的銷售機構訂購樣品。
如果您沒有 Nexperia 的直接賬戶，我們的全球和地區分銷商網絡可為您提供 Nexperia 樣品支持。查看官方經銷商列表。