
74ALVCH16827
20-bit buffer/line driver, non-inverting; 3-state
The 74ALVCH16827 is a 20-bit non-inverting buffer/driver with 3-state outputs for bus oriented applications.
The 74ALVCH16827 consists of two 10-bit sections with separate output enable signals. For either 10-bit buffer section, the two output enable (1OE0 and 1OE1 or 2OE0 and 2OE1) inputs must both be active. If either output enable input is high, the outputs of that 10-bit buffer section are in high impedance state.
The 74ALVCH16827 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.
Features and benefits
Wide supply voltage range of 1.2 V to 3.6 V
CMOS low power consumption
MultiByte flow-through standard pin-out architecture
Low inductance multiple VCC and GND pins for minimum noise and ground bounce
Direct interface with TTL levels (2.7 V to 3.6 V)
Bus hold on data inputs
Output drive capability 50 ? transmission lines at 85 °C
Current drive ±24 mA at 3.0 V
Complies with JEDEC standards:
JESD8-5 (2.3 V to 2.7 V)
JESD8B/JESD36 (2.7 V to 3.6 V)
ESD protection:
- HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
- CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C
參數類型
型號 | VCC (V) | Logic switching levels | Output drive capability (mA) | fmax (MHz) | Nr of bits | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Package name |
---|---|---|---|---|---|---|---|---|---|
74ALVCH16827DGG | 1.2?-?3.6 | LVTTL | ± 24 | 150 | 20 | low | -40~85 | 93 | TSSOP56 |
封裝
型號 | 可訂購的器件編號,(訂購碼(12NC)) | 狀態 | 標示 | 封裝 | 外形圖 | 回流焊/波峰焊 | 包裝 |
---|---|---|---|---|---|---|---|
74ALVCH16827DGG | 74ALVCH16827DGG,11 (935254390118) |
Active | ALVCH16827 |
![]() TSSOP56 (SOT364-1) |
SOT364-1 |
SSOP-TSSOP-VSO-WAVE
|
SOT364-1_118 |
文檔 (8)
文件名稱 | 標題 | 類型 | 日期 |
---|---|---|---|
74ALVCH16827 | 20-bit buffer/line driver, non-inverting; 3-state | Data sheet | 2024-07-10 |
AN90063 | Questions about package outline drawings | Application note | 2025-06-13 |
sh00013 | Block diagram: 74ABT16827ADGG, 74ABT16827ADL, 74ALVCH162827DGG, 74ALVCH16827DGG, 74ALVT162827DGG, 74ALVT162827DL | Block diagram | 2009-11-03 |
SOT364-1 | 3D model for products with SOT364-1 package | Design support | 2020-01-22 |
alvch16827 | alvch16827 IBIS model | IBIS model | 2013-04-08 |
Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
SOT364-1 | plastic, thin shrink small outline package; 56 leads; 0.5 mm pitch; 14 mm x 6.1 mm x 1.2 mm body | Package information | 2022-06-23 |
SSOP-TSSOP-VSO-WAVE | Footprint for wave soldering | Wave soldering | 2009-10-08 |
支持
如果您需要設計/技術支持,請告知我們并填寫 應答表 我們會盡快回復您。
模型
文件名稱 | 標題 | 類型 | 日期 |
---|---|---|---|
SOT364-1 | 3D model for products with SOT364-1 package | Design support | 2020-01-22 |
alvch16827 | alvch16827 IBIS model | IBIS model | 2013-04-08 |
Ordering, pricing & availability
樣品
作為 Nexperia 的客戶,您可以通過我們的銷售機構訂購樣品。
如果您沒有 Nexperia 的直接賬戶,我們的全球和地區分銷商網絡可為您提供 Nexperia 樣品支持。查看官方經銷商列表。