74HC2G02; 74HCT2G02
Dual 2-input NOR gate
The 74HC2G02; 74HCT2G02 is a dual 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
The 74HCT2G02 features reduced input threshold levels to allow interfacing to TTL logic levels.
Features and benefits
Wide supply voltage range from 2.0 V to 6.0 V
Input levels:
For 74HC2G02: CMOS level
For 74HCT2G02: TTL level
CMOS low power dissipation
High noise immunity
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
Complies with JEDEC standard no. 7A (4.5 V to 5.5 V)
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Specified from -40 °C to +85 °C and -40 °C to +125 °C
參數類型
| 型號 | VCC (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | fmax (MHz) | Nr of bits | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 74HC2G02DC | 2.0?-?6.0 | CMOS | ± 5.2 | 9.0 | 36 | 2 | low | -40~125 | 204 | 35.1 | 115 | VSSOP8 |
| 74HC2G02DP | 2.0?-?6.0 | CMOS | ± 5.2 | 9.0 | 36 | 2 | low | -40~125 | 216 | 20.5 | 106 | TSSOP8 |
| 74HCT2G02DC | 4.5?-?5.5 | TTL | ± 4 | 12 | 36 | 2 | low | -40~125 | 204 | 35.1 | 115 | VSSOP8 |
| 74HCT2G02DP | 4.5?-?5.5 | TTL | ± 4 | 12 | 36 | 2 | low | -40~125 | 216 | 20.5 | 106 | TSSOP8 |
封裝
| 型號 | 可訂購的器件編號，（訂購碼(12NC)） | 狀態 | 標示 | 封裝 | 外形圖 | 回流焊/波峰焊 | 包裝 |
|---|---|---|---|---|---|---|---|
| 74HC2G02DC | 74HC2G02DC,125 (935274814125) |
Active | H02 |
VSSOP8 (SOT765-1) |
SOT765-1 | SOT765-1_125 | |
| 74HC2G02DP | 74HC2G02DP,125 (935270078125) |
Active | H02 |
TSSOP8 (SOT505-2) |
SOT505-2 | SOT505-2_125 | |
| 74HCT2G02DC | 74HCT2G02DC,125 (935274822125) |
Active | T02 |
VSSOP8 (SOT765-1) |
SOT765-1 | SOT765-1_125 | |
| 74HCT2G02DP | 74HCT2G02DP,125 (935271871125) |
Active | T02 |
TSSOP8 (SOT505-2) |
SOT505-2 | SOT505-2_125 |
環境信息
| 型號 | 可訂購的器件編號 | 化學成分 | RoHS | RHF指示符 |
|---|---|---|---|---|
| 74HC2G02DC | 74HC2G02DC,125 | 74HC2G02DC |
|
|
| 74HC2G02DP | 74HC2G02DP,125 | 74HC2G02DP |
|
|
| 74HCT2G02DC | 74HCT2G02DC,125 | 74HCT2G02DC |
|
|
| 74HCT2G02DP | 74HCT2G02DP,125 | 74HCT2G02DP |
|
|
文檔 (12)
| 文件名稱 | 標題 | 類型 | 日期 |
|---|---|---|---|
| 74HC_HCT2G02 | Dual 2-input NOR gate | Data sheet | 2023-11-14 |
| AN10161 | PicoGate Logic footprints | Application note | 2002-10-29 |
| AN11044 | Pin FMEA 74HC/74HCT family | Application note | 2019-01-09 |
| AN90063 | Questions about package outline drawings | Application note | 2025-06-13 |
| mna105 | Block diagram: 74AUP2G02DC, 74AUP2G02GD, 74AUP2G02GM, 74AUP2G02GT, 74HC2G02DC, 74HC2G02DP, 74HC2G02GD, 74HCT2G02DC, 74HCT2G02DP, 74HCT2G02GD | Block diagram | 2009-11-03 |
| Nexperia_document_guide_MiniLogic_PicoGate_201901 | PicoGate leaded logic portfolio guide | Brochure | 2019-01-07 |
| SOT765-1 | 3D model for products with SOT765-1 package | Design support | 2020-01-22 |
| SOT505-2 | 3D model for products with SOT505-2 package | Design support | 2019-01-18 |
| Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
| VSSOP8_SOT765-1_mk | plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body | Marcom graphics | 2017-01-28 |
| SOT765-1 | plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body | Package information | 2022-06-03 |
| SOT505-2 | plastic, thin shrink small outline package; 8 leads; 0.65 mm pitch; 3 mm x 3 mm x 1.1 mm body | Package information | 2022-06-03 |
支持
如果您需要設計/技術支持，請告知我們并填寫 應答表 我們會盡快回復您。
Ordering, pricing & availability
樣品
作為 Nexperia 的客戶，您可以通過我們的銷售機構訂購樣品。
如果您沒有 Nexperia 的直接賬戶，我們的全球和地區分銷商網絡可為您提供 Nexperia 樣品支持。查看官方經銷商列表。